|
High Level Transformations using Taylor Expansion Diagrams |
|
10/26/2012 - 15:43 |
|
|
|
Test chip and dedicated data acquisition system for reliability study of high current first level interconnections |
|
10/26/2012 - 15:43 |
|
|
|
Test Compaction of Crosstalk Faults through Fault List Reordering |
|
10/26/2012 - 15:43 |
|
|
|
The Coffee framework: COmpiler Framework for Energy-aware Exploration |
|
10/26/2012 - 15:43 |
|
|
|
The Power Analysis Tool for an Embedded Systems Development Board |
|
10/26/2012 - 15:43 |
|
|
|
TLM Synthesis Studio |
|
10/26/2012 - 15:43 |
|
|
|
Topas |
|
10/26/2012 - 15:43 |
|
|
|
Trust-by-Wire in Packet-switched IP Networks: Calling Line Identification Presentation for IP |
|
10/26/2012 - 15:43 |
|
|
|
Bounded Model Checker Using Property Based Automated Abstractions |
|
10/26/2012 - 15:43 |
|
|
|
Turbo Tester |
|
10/26/2012 - 15:43 |
|
|
