This tool provides a verification environment for high-level design descriptions. Program slicing, static code checking, dynamic simulation and formal equivalence checking based on symbolic simulation are realized on top of our ExSDGs (system dependence graphs integrated with abstract syntax trees).

Contact:
Yoshihisa KOJIMA (kojima@cad.t.u-tokyo.ac.jp)