This demonstration presents a tool ow, based on a specification formalism and assisted by instruction-set synthesis, that greatly simpli es the complex design of partially recon gurable processors.

Contact:
H. Meyr (meyr@ert.rwth-aachen.de)