RTL2ASC generates a cycle accurate hardware description in SystemC language from a RTL source code in VHDL. Our method relies on a semantic analysis of the VHDL code.

Contact:
Richard Buchmann (Richard.Buchmann@lip6.fr)