SystemCVerifier tool allows the verification of SystemC designs through a transformation to AsmL. It performs model checking of the design and automatic generation of PSL assertion monitors.

Contact:
Ali Habibi (habibi@ece.concordia.ca)