Home » Hardware-in-the-Loop Simulations with Matlab/Simulink/ModelSim for FPGA based designflows
Search
Hardware-in-the-Loop Simulations with Matlab/Simulink/ModelSim for FPGA based designflows
Fri, 10/26/2012 - 15:43 Andreas Vörg, eda...
0
Your rating: None
This demonstrator shows the design flow and a working example of our Hardware-in-the-Loop Design Environment for FPGAs. Arbitrary VHDL designs can be automatically integrated into simulation or visualization tools, enabling functional verification and real time monitoring of that hardware design